The device-process simulation of p–n+ junction in rectangular and cylindrical coordinate systems
https://doi.org/10.29235/1561-8358-2024-69-4-329-339
Abstract
The silicon p–n+ junction device-process modeling in both rectangular (Cartesian) and cylindrical coordinate systems was executed. In this semiconductor structure the p-region is the base and the n+-region performs the function of an emitter in an n–p–n-type bipolar transistor. The structure of the p–n+ junction explored in this work was obtained in accordance with the manufacturing process by two-dimensional modeling using the TSuprem4 program, which is part of the Synopsys software package. The process simulation allowed determination of constructive-technological parameters of investigated p–n+ junction structure, which made it possible to carry out its device modeling in cylindrical and Cartesian coordinate systems using the Medici program, which is also part of the Synopsys software package. Direct and reverse branches of the p–n+ junction current-voltage characteristic were computed for modeling cases in these types of coordinate systems and, accordingly, a number of the junction structure electrophysical parameters were determined as a result of calculations performed by Medici. By comparing the data obtained by the method of device-process modeling it was found that the considered structure can be calculated in both types of coordinate systems with a high degree of accuracy, since the dispersion of constructive-technological parameters defined by technological modeling in different coordinate systems was 2.6–7.4 %, and the dispersion of electrophysical parameters calculated by in device simulation was 0.09–8.64 %. The obtained research results were applied in the design of new electronic products based on one or more p–n junctions, in the development and optimization of its making process flows.
About the Author
N. L. LagunovichBelarus
Nataliya L. Lagunovich – Cand. Sci. (Engineering), Advanced Engineer
12, Korzhenevskii Str., 220108, Minsk
References
1. Antonetti P., Antoniadis D. A., Dutton R. W., Oldham W. G. (eds.). Process and Device Simulation for MOS-VLSI Circuits. Springer, 1983. 636 p. (NATO Science Series E: Applied Science; no. 62).
2. Abramov I. I. Lectures on Simulation of Integrated Circuits Elements. Moscow, Izhevsk, NITS “Regulyarnaya i haoticheskaya dinamika” Publ., 2005, 152 p. (in Russian).
3. Sze S. Physics of Semiconductor Devices. 2nd ed. John Wiley & Sons, Ltd., 1981. xiv, 812 p.
4. Muller R. S., Kamins T. I. Device Electronics for Integrated Circuits. 2nd ed. John Wiley & Sons, Ltd., 1986. 524 p.
5. Dudar N. L., Syakerskiy V. S., Korytko N. N. The electric characteristics simulation and structural parameters calculation of Si based stabilitron with stabilizing voltage 6.5 V. Tekhnologiya i konstruirovanie v elektronnoi apparature [Technology and Construction in Electronic Equipment], 2009, no. 3, pp. 10–12 (in Russian).
6. Dudar N. L., Borzdov V. M., Korytko N. N. The device-technological simulation of the discrete Si based stabilitron with stabilizing voltage 6.5 V. Elektronika-info [Electronics-Info], 2011, no. 2, pp. 77–80 (in Russian).
7. Lagunovich N. L., Turtsevich A. S., Borzdov V. M. Simulation of influence of epitaxial film type on electrical characteristics of high-voltage silicon diodes. Vestsi Natsyyanal’nai akademii navuk Belarusi. Seryya fizika-tekhnichnykh navuk = Proceedings of the National Academy of Sciences of Belarus. Physical-technical series, 2015, no. 2, pp. 98–102 (in Russian).
8. Lagunovich N. L. High-voltage silicon diode simulation, the dependences of its current density from temperature construction. Problemy razrabotki perspektivnykh mikro- i nanoelektronnykh sistem: sbornik trudov IХ Vserossiiskoi nauchno-tekhnicheskoi konferentsii, Moskva, 5–8 oktyabrya, 2020 g. [Problems of Advanced Micro- and Nanoelectronic Systems Development: Сollection of Works of the IX All-Russian Scientific and Technical Conference, Moscow, October 5–8, 2020]. Mosсow, 2020, Iss. 2, pp. 22–28 (in Russian).
9. Dudar N. L., Borzdov V. M. The Simulation of PNP-Transistor as an Element of High-Voltage Integrated Circuits by Various Parameters of Epitaxial Film. 8th Proceedings of IEEE East-West Desighn & Test Symposium. St. Petersburg, 2010, pp. 262–263.